The RTL8954C/RTL896xC products are integrated System-on-a-Chip (SoC) Application Specific Integrated Circuits (ASIC) Gigabit Ethernet VoIP Controllers that implement a L2 switch, L3 routing, and L4 NAT functions. An RLX5281 CPU is embedded and the clock rate can be up to 620MHz. To improve computational performance, a 16 Kbyte I-Cache, 8-Kbyte D-Cache, 40-Kbyte I-MEM, and 8-Kbyte D-MEM are provided. A standard 5 signal P1149.1 compliant EJTAG test interface is supported for CPU testing and software development.
Via table configuration and look-up, the RTL8954C/RTL896xC products can perform hard-wired network traffic forwarding. The CPU may be used to handle upper layer functions, such as DHCP, HTTP, and some other protocols, and to operate with a hard-wired forwarding engine.
The RTL8954C/RTL896xC products provide six ports (from port 0 to port 5), integrated with six Gigabit Ethernet MACs and five physical layer transceivers for 10Base-T, 100Base-TX, and 1000Base-TX. Each port of the RTL8954C/RTL896xC products may be configured as a LAN or WAN port. Port 5 supports an external MAC interface that could be an GMII/RGMII/MII interface type to work with an external MAC or PHY transceiver.
The RTL8954C/RTL896xC products supports flexible IEEE 802.3x full-duplex flow control and optional half-duplex backpressure control. For full-duplex, standard IEEE 803.3x flow control will enable pause ability only when both sides of UTP have auto-negotiation ability and have enabled pause ability. The RTL8954C/RTL896xC products also provide optional forced mode IEEE 802.3x full-duplex flow control. Based on optimized packet memory management, the RTL8954C/RTL896xC products are capable of Head-Of-Line blocking prevention.
Due to there powerful protocol parser, the RTL8954C/RTL896xC products can recognize and hard-wire-forward VLAN-tagged, SNAP/LLC, PPPoE, IP, TCP, UDP, ICMP, IGMP, and PPTP packets. Layer 2, 3, and 4 information is stored in look-up tables. For VLAN and PPPoE protocols, the RTL8954C/RTL896xC products can automatically encapsulate and decapsulate VLAN tagged frames and PPPoE headers.
L2 Switch Features: The RTL8954C/RTL896xC products contain a 1024-entry address look-up table with a 10-bit 4-way XOR hashing algorithm for address searching and learning. Auto-aging of each entry is provided and the aging time is around 300~450 seconds.
L3 Routing Features: An 8-entry long-prefix-matching IP CAM (Content Addressable Memory) is provided to support seven CIDR (Classless InterDomain Routing) subnets and one default route. For ARP entries, a 512-entry table is provided for subnet host addresses.
L4 Processing Features: The RTL8954C/RTL896xC products contains a 1024-entry Network Address Port Translation (NAPT) table for address translation. The Layer 4 port (TCP/UDP) or ICMP ID can be auto-learnt if an empty entry is encountered. To improve table utilization efficiency, auto-aging according to protocol, and auto-deletion based on TCP flags or timeout are both provided.
In addition to L2/L3/L4 processing, in order to fulfill the needs of a firewall gateway, the RTL8954C/RTL896xC products also provide an Access Control List (ACL) rule table to filter packets. The ACL rules are also attached to Network Interface tables. The filtering parameters are configurable and include MAC addresses, Layer 3, Layer 4 protocol information, etc. The RTL8954C/RTL896xC products contains a protocol-parsing table to trap user-defined packets to the embedded CPU for further processing.
To improve multimedia and real-time networking applications, the RTL8954C/RTL896xC products support five types of QoS. They are based on:
(1) Port-based priority
(2) 802.1p/Q VLAN priority tags
(3) TCP/IP’s TOS/DS (DiffServ) field
(4) ACL (Access Control List) rules
Six-level output queues are also provided to support QoS (Per-port support for 6 priority queues).
The RTL8954C/RTL896xC products support port-based, protocol-based, and tagged VLANs. Up to four thousand VLAN groups can be assigned. VLAN tags are inserted or removed based on the VLAN table configuration. The spanning tree protocol is supported and the states are divided into four types: Disabled, Blocking/Listening, Learning, and Forwarding.
The RTL8954C/RTL896xC products support one set per-port of MIB counters that include MIB-II (RFC 1213), Ethernet-like MIB (RFC 3635), Interface Group MIB (RFC 2863), RMON MIB group 1, 2, 3, 9 (RFC 2819), Bridge MIB (RFC 1493), and Bridge MIB Extension (RFC 2674).
The RTL8954C/RTL896xC products provide bandwidth and packet scheduling functions. Ingress and Egress port bandwidth control functionality can limit the bandwidth of a port to between 16Kbps and 1Gbps, with support for scaled solutions, e.g., 16Kbps (ingress)/64Kbps (egress). The packet scheduling function provides each output queue with 2 leaky buckets, and each output port with one leaky bucket mechanism to control bandwidth scheduling based on the packet’s QoS priority information.
To prevent broadcast storm attacks, the Broadcast Storm Control function is supported and provides a configurable broadcast utilization load.
For peripheral interfaces, two 16550-compatible UARTs are supported, and a 16-byte FIFO buffer is provided. A USB 2.0 host controller is embedded in the RTL8954C/RTL896xC products to provide EHCI and OHCI 1.1 compliant host functionality. In addition, a USB PHY has been embedded in the RTL8954C/RTL896xC products.
An MDI/MDIX auto crossover function is supported. For accessing high-speed devices, the RTL8954C/RTL896xC products provides a PCI Express host and a PCI Express slave to access a PCI Express interface.
The RTL8954C/RTL896xC products require only a single 25MHz crystal or 40MHz clock input for the system PLL. The RTL8954C/RTL896xC products also have two hardware timers and one watchdog timer to provide accurate timing and watchdog functionality. For extension and flexibility, the RTL8954C/RTL896xC products have up to 44 GPIO pins.
The RTL8954C/RTL896xC products are provided in a 216-Lead Thermally Enhanced Low Profile Plastic Quad Flat Package (LQFP216 E-PAD). It requires only a 3.3V and 1.0V external power supply.